

ADAPTIVE THRESHOLD SCALING

Field of the Invention

The invention is generally directed to power management in an
5 integrated circuit, and more particularly, the invention is directed to improving power
consumption by back biasing the bulk terminals in an integrated circuit.

Background of the Invention

Many complex circuits such as System on a Chip (SoC) solutions, and
the like, have been designed for fabrication with deep sub-micron processes that enable
10 millions of MOS transistors to be included in a single Integrated Circuit. However, as
the number of transistors increases and the fabrication processes become ever more
complex, the amount of power that is lost due to the Integrated Circuit's leakage current
is becoming more of a concern.

Additionally, for a battery powered mobile device that includes at least
15 one integrated circuit with a million or more transistors fabricated with a deep sub-
micron process, the amount of power that is lost due to the leakage current can deplete
the energy reserves of the battery even though the mobile device is in a relatively idle
state. Typical mobile devices that might experience such an issue include mobile
telephones, PDAs, portable notebooks, and the like.

20 **Brief Description of the Drawings**

Non-limiting and non-exhaustive embodiments of the present invention
are described with reference to the following drawings. In the drawings, like reference
numerals refer to like parts throughout the various figures unless otherwise specified.

For a better understanding of the present invention, reference will be
25 made to the following Detailed Description of the Invention, which is to be read in
association with the accompanying drawings, wherein:

FIGURE 1 illustrates a graph of a leakage current versus a back bias
voltage;

FIGURE 2 shows a graph of leakage currents versus different back bias conditions;

FIGURE 3 illustrates a schematic diagram of a circuit for providing an optimal back bias voltage for PMOS transistors in an Integrated Circuit; and

5 FIGURE 4 shows a schematic diagram of a circuit for providing an optimal back bias voltage for NMOS transistors in an integrated circuit, in accordance with the invention.

Detailed Description of the Preferred Embodiment

The present invention now will be described more fully hereinafter with
10 reference to the accompanying drawings, which form a part hereof, and which show, by way of illustration, specific exemplary embodiments by which the invention may be practiced. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these
15 embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. The following detailed description is, therefore, not to be taken in a limiting sense.

Throughout the specification, the term "connected" means a direct connection between the things that are connected, without any intermediary devices or components. The term "coupled," means a direct connection between the things that are
20 connected, or an indirect connection through one or more either passive or active intermediary devices or components. The meaning of "a," "an," and "the" include plural references. The meaning of "in" includes "in" and "on."

Briefly stated, the present invention is directed to an apparatus for improving power consumption in an integrated circuit by reducing the leakage current
25 of a plurality of MOS transistors with an adaptive back biasing circuit. Since the leakage current characteristic is often non-linear, the optimal back bias voltage (lowest leakage current) is typically identifiable at an inflection point in a graph of the leakage current characteristic versus back bias voltage. Also, depending upon the doping of the MOS transistors (N versus P type) and manufacturing variables for a particular

fabrication process, the position of this inflection point can vary between individual integrated circuits that implement substantially the same arrangement of MOS transistors. Despite these issues, the inventive circuit can substantially reduce the leakage current by coupling an adjusted back bias voltage to the substrate of an Integrated Circuit. The invention provides an adjusted back bias voltage to the bulk terminals (substrate) based on a determination of the inflection point for the leakage current characteristic in an individual integrated circuit.

FIGURE 1 illustrates a graph of the leakage current characteristic versus back bias voltage with an inflection point showing the lowest leakage current at the some optimal value for the back bias voltage. Although not shown, other types of fabrication processes and different types of doping for MOS transistors in an integrated circuit can generate a graph with a substantially different shape and in some cases without a clearly identifiable inflection point. However, for exemplary purposes this invention is shown used with an integrated circuit that is fabricated with a process that enables the determination of an inflection point for the leakage current characteristic.

FIGURE 2 shows a graph of the leakage current versus the back bias voltage in substantially the same manner as illustrated in FIGURE 1. However, FIGURE 2 show a parabolic shape opening upwards with an inflection point disposed between a Condition X and a Condition Y. Values for three leakage currents (I_A , I_B , I_C) correspond to three back bias voltages (V_{BP1} , V_{BP2} , V_{BP3} , which are associated with three MOS transistors as shown in FIGURE 3) for the Condition X where the value of I_C is greater than I_B which is greater than I_A . Also, values for substantially the same leakage currents (I_A' , I_B' , I_C') for condition Y are plotted where the value of I_A' is greater than I_B' which is greater than I_C' . As shown, the optimal back bias voltage lies at the inflection point between Condition X and Condition Y. Thus, by determining which condition (X or Y) is valid for a particular Integrated Circuit, the invention can “home in” on an adjusted back bias voltage that causes a relatively optimal reduction in the leakage current.

In FIGURE 3, MP1P, MP2P, MP3P, MP4P are matched PMOS transistors and they are sized to provide a sufficiently detectable leakage current for the

operation of the invention. Typically, these PMOS transistors are sized somewhat larger than the minimum size possible in the Integrated Circuit. As, shown the source and gate terminals of the PMOS transistors are tied to a high voltage in the Integrated Circuit. Also, the exemplary circuit shown in FIGURE 3 is arranged to provide an
5 adjusted back bias voltage to a plurality of PMOS transistors in the integrated circuit.

Also, in FIGURE 3, NMOS transistors MN1P and MN2P are arranged as a current mirror and coupled to the drain terminals of MP1P and MP2P. Similarly, NMOS transistors MN3P and MN4P are arranged as another current mirror and coupled to the drain terminals of MP3P and MP4P. All of the source and substrate terminals for
10 MN1P, MN2P, MN3P, and MN4P, are coupled to ground in the Integrated Circuit.

A bias voltage supply (VB) is coupled between ground and the low side of a voltage supply $\Delta V2$ where the low side of $\Delta V2$ and the high side of VB are coupled to the bulk terminal of MP4P and whose potential is represented as VBP3. The high side of $\Delta V2$ is coupled to the low side of voltage supply $\Delta V1$ where the low side of
15 $\Delta V1$ is coupled to the bulk terminals of MP2P and MP3P which is where the adaptive back bias voltage of VBP2 ($VB + \Delta V2$) is generated for the PMOS transistors in the Integrated Circuit. Additionally, the high side of $\Delta V1$ is coupled to the bulk terminal of MP1P and whose potential is represented as VBP1 ($VB + \Delta V2 + \Delta V1$).

In FIGURE 3, the leakage current IC flows from MP4P into the drain
20 terminal of MN4P and the leakage current IB flows from MP3P into the drain terminal of MN3P. The leakage current IA flows from the MP1P into the drain terminal of MN1P and another leakage current IB flows from the MP2P into the drain terminal of MN2P (this other IB is complementary and substantially equal to the IB flowing from MP3P).

25 An input of an inverter is coupled between the drain terminal of MP1P and the drain terminal of MN1P so that a voltage at node VAB represents the difference in magnitude between the leakage currents IA and IB. The output of the inverter is coupled to an input of a NOR logic component and an input of an AND logic component. Similarly, an input of another inverter is coupled between the drain
30 terminal of MP3P and the drain terminal of MN3P so that a voltage at a node VBC

represents the difference in magnitude between the leakage currents I_B and I_C . The output of the other inverter is coupled to an input of the NOR component and an input of the AND component.

5 The output of the NOR component is coupled to voltage supply V_B and when high, the NOR's output will cause V_B to increase its voltage. Similarly, the output of the AND component is coupled to voltage supply V_B and when high, the AND output causes V_B to decrease its voltage. When neither output of the AND and NOR components are high, voltage supply V_B outputs a relatively constant voltage.

10 In operation, leakage current I_A is compared to leakage current I_B using $MP1P$ and $MP2P$ through the current mirror formed by $MN1P$ and $MN2P$. Similarly, leakage current I_C is compared to leakage current I_B using $MP4P$ and $MP3P$ through the current mirror formed by $MN4P$ and $MN3P$. If I_B is larger than I_A , the voltage at node V_{AB} will go low; else it will go high. Similarly, if I_C is larger than I_B , the voltage at node V_{BC} will go low; else it will be high. The UP and DOWN signals are
15 generated by the AND and NOR logic components, respectively, in response to the high and/or low voltages at nodes V_{AB} and V_{BC} .

Also, if I_B is less than I_C and I_A is less than I_B , then the back bias condition is to the left of the inflection point (Condition X in FIGURE 2). If however, I_A is larger than I_B , I_B is larger than I_C , then the back bias condition is to the right of
20 the inflection point (Condition Y in FIGURE 2).

In Condition X, the back bias voltage is too low (See FIGURE 2) and the leakage current I_C is greater than I_B which is greater than I_A . Because the voltages at nodes V_{BC} and V_{AB} are low, both of the inverters will output a high signal which will cause the output of the AND component to go high and the output of the NOR
25 component to go low. Since the output of the AND component is high, the voltage supply V_B will start increasing its voltage until the output of the AND component goes low. The AND component output goes low after the voltage for voltage supply V_B has increased enough to cause one of the inverters to output a low signal. In this way, back bias voltage V_{BP2} is at, or close to, the inflection point for the lowest leakage current
30 (See FIGURE 2) and banded between the voltages V_{BP1} and V_{BP3} .

In a substantially similar manner, for Condition Y, the back bias voltage is too high (See FIGURE 3) and the leakage current $I_{A'}$ is greater than $I_{B'}$ which is greater than $I_{C'}$. Because voltages V_{BC} and V_{AB} are both high, the inverters will output low signals causing the AND component to output a low signal and the NOR component to output a high signal. Voltage supply V_B will start decreasing its voltage until the output of the NOR component is low. The NOR component output goes low after the voltage supply V_B has decreased its voltage enough to cause one of the inverters to output a high signal. In this way, back bias voltage V_{BP2} is at, or close to, the inflection point for the lowest leakage current (See FIGURE 2) and banded between the voltages V_{BP1} and V_{BP3} .

Additionally, where FIGURE 3 showed an inventive circuit for generating an adaptive back bias voltage for use with PMOS transistors in an integrated circuit, FIGURE 4 illustrates employing the invention with NMOS transistors. Although the polarity of some of the operational characteristics are different and the arrangement of NMOS and PMOS transistors is switched, it is understood that the inventive circuit shown in FIGURE 4 operates in substantially the same manner as the circuit shown in FIGURE 3 with substantially the same benefits.

It is understood that the range of leakage current reduction that can be realized with this invention might be on the order of a magnitude depending on the number of transistors and the type of fabrication process that is employed. Although not intended to be limiting in any sense, in some cases, the leakage current can be reduced to about eight microamps.

The above specification, examples and data provide a complete description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention resides in the claims hereinafter appended.